## TABLE 1

## TABLE 1 (cont'd)

20 Pin PDIP,	20 Pin SSOP	Name	Input Type	Pull-up/ Current	Output	Description
SOIC	6	RB0	711	RBPU	CMOS	Bi-directional I/O with Selectable Pull-up and Interrupt on Change
		FIX	ST			Interrupt
		AN4	AN		]	ADC, C1, or C2 Comparator Input
		VREF			AN	VREF Reference Output
10	10	RB1		RBPU	CMOS	Bi-directional I/O with Selectable Full-up and Interrupt on Change
		ANS	AN		1	ADC, C1, or C2 Comparator Input
		VDAC			AN	DAC Output
19	19	RB2	11	RBPU	CMOS	Bi-directional I/O with Selectable I un'up and income.
		ANG	AN			ADC, C1, or C2 Comparator Input
20	20	RB3	E	RBPU	CMOS	Bi-directional I/O with Selectable Pull-up and Interrupt on
· · · · · · · · · · · · · · · · · · ·						Change And Ct or C3 Comparator Input
		AN7	AN			~ \
		OPA			AN	Op Arith Solostable Bull-in and Interrunt on
=	11	RB4	Ë	RBPU	CMOS	Bi-directional I/O With Selectable Full-up and incorder on Change
Ç	C+	PRS		RBPU	CMOS	Bi-directional I/O with Selectable Pull-up and Interrupt on
<u>-</u>	7	<u> </u>	<u>.</u>			
13	13	RB6	111	RBPU	CMOS	Bi-directional I/O with Selectable Pull-up and Interrupt or Change
		DCMC1A			CMOS	PSMC1A Output
		CONST			CMOS	C1 Comparator Output
14	14	RB7	E	RBPU	CMOS	Bi-directional I/O with Selectable Pull-up and Interrupt Ort
		DCM71B			CMOS	PSMC1B Output
· · · · · · · · · · · · · · · · · · ·		SING L			CMOS	3
		T1G	ST			Timer1 Gate Input
16	16	PPA	Power			Digital Power
5	5	Vss	Power		]	Digital Ground
15	15	AVdd	Power			Analog Powel
9	9	AVss	Power			Alialog Ground

Voltage Levels, AN=Analog I/O Voltage Levels, OD=Open Drain Output, Xtal=Crystal, RBPU=Port B Pull-Up Oxide Semiconductor Output Voltage Levels, TTL=Transistor Transistor Logic Input Legend: ST=Schmitt Trigger Input Voltage Levels, CMOS=Complimentary Metal

## TABLE 2A

Alternate	PORTA (when not in digital I/O)								
Function	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	
Low Leakage Input							< 60pA	< 60pA	
							(tested to	(tested to	
only							50nA)	50nA)	
ADC					AN3	AN2	AN1	AN0	
Op Amp							OPA- Input	OPA+ Input	
VREF Inputs					VREF2	VREF1	_		
ver inputs	— ··				Input	Input			
Timer0				TOCKI	-				
Timer1	T1CKI	_	—						
Oscillator	OSC1/ CLKIN	OSC2/ CLKOUT		<del></del>					
Reset			MCLR						
Programming  Note 1: Dashed cell			Vpp						

## TABLE 2B

Alternate	PORTB (when not in digital I/O)							
Function	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
INT								INT
ADC				_	AN7	AN6	AN5	AN4
Op amp					OPA		—	
Op amp					Output			
C2 comparator	C2 Output			_	AN7	AN6	AN5	AN4
C1 comparator		C1 Output			AN7	AN6	AN5	AN4
VREF Refer-								VREF
ence								Output
DAC			<del></del>	-		<del></del>		VDAC
2								Output
PSMC	PSMC1B	PSMC1A			<del></del>		_	
	Output	Output						
Timer1	T1G Input						-	
Programming	Data	Clock	<del>_</del>	_	_			
Note 1: Dashed cell implies that the Alternate Function does not apply.								

TABLE 3 (cont'd)




TABLE 3 (cont'd)




TABLE 3 (cont'd)




TABLE 3 (cont'd)

PIN NAME	EXEMPLARY	BLOCK CIRCUITRY
RB6/C1/PSMC1A	CTOE SMCON PSMC1A CTOUT WPUB Rep Data bus WR WPUB WR PORTB WR TRISB WR TRISB RD PORTB IOCB Reg D Senal Programming Clock	Set Field  Set Field  From other  RB-27 0 pms  RB-10  VDD  VDD  VDD  VDD  VDD  VDD  VDD  V

DIN NAME	EXEMPLARY BLOCK CIRCUITRY
RB7/C2/PSMC1B/TIG	THE PORTS  WE NOT FISSE  THE PORTS  WE NOT FISSE  THE PORTS  THE SECOND  THE S